HES-7 - FirstEDA
21472
page-template-default,page,page-id-21472,page-child,parent-pageid-16657,ajax_fade,page_not_loaded,,qode-child-theme-ver-1.0.0,qode-theme-ver-10.1.2,wpb-js-composer js-comp-ver-5.1.1,vc_responsive
 

HES-7

ASIC Prototyping / HW-V / PROTO / ASIC

HES-7 provides SoC and ASIC verification and validation teams with a scalable and high-quality FPGA-based ASIC prototyping solution. Each HES-7 board with dual Xilinx Virtex-7 2000T has 4million FPGA logic cells (or up to 24million ASIC gates of capacity) not including the DSP and memory resources.

The HES-7 prototyping solution is designed to allow for easy implementation and expansion. Using only one or two large FPGAs, rather than multiple low density FPGAs, HES-7 does not require as much labour-intensive partitioning or tool expense.

 

Using a non-proprietary HES-7 backplane connector, the solution can easily expand prototype capacity from 4 up to 96million ASIC gates. The scalable capacity of HES-7, when coupled with open-source Linux, Android and FreeRTOS solutions (available from Xilinx) delivers a powerful verification platform.

 

For applications that require intensive computations and operating systems, HES-7 uses a Xilinx Zynq-7000 All Programmable SoC to leverage the serial processing capabilities of the ARM Cortex-A9 processor.

FIRST AND FOREMOST

HES-7 is an FPGA prototyping system using Xilinx Virtex-7 devices. Using a backplane the system can be expanded to include custom daughter boards or increase overall system capacity. Boards of single, dual, or six device configurations are available for 690T & 2000T Virtex-7 devices.

DISPLAY FEATURES AND BENEFITS

Prototyping with HES-7

  • Available in a scalable capacity from 4 to 96 million ASIC gates
  • Single and dual FPGA configurations reduce complex partitioning
  • Non-proprietary daughterboard connectors
  • Superior quality backed by industry-leading 1-year warranty
  • Lowers the cost of the overall ASIC prototype process

 

ARM Cortex support with Xilinx Zynq

  • Utilise ARM dual-core Cortex-A9 MPCore microprocessor
    • Maximum frequency of up to 1 GHz
    • Enhanced with NEON extension and single and double precision floating point unit
    • 32kB Instruction and 32kB data L1 cache
  • Integrated processing platform with FPGA logic reduces bill-of-material (BOM) up to 40 %
  • Free open-source Linux, Android, and FreeRTOS solutions available from Xilinx

 

Essential SoC peripherals included

  • Media Interfaces – Ethernet PHY 10/100/1000, Wi-Fi and Bluetooth, USB 2.0 DEVICE, USB 2.0 HOST, USB 2.0 OTG, HDMI, and Audio Codec (Stereo Speaker and MIC Interfaces)
  • Memories – SD Socket, SPI Flash, I2C Flash, NAND Flash, SO-DIMM DDR2
  • Connectors – ARM Debug, RS232, I2C, SPI, and GPIO
  • Additional 4x DDR3 Memory peripheral included with Xilinx Zynq
FirstEDA’s seasoned application team are experienced in the deployment of hardware systems and ASIC FPGA prototyping. Users of the HES-7 platform are prototyping today’s most complex SoC ASICs, across a diverse range of markets including Video, Communications, Control Systems and Bridging.