WP: Clock Domain Crossings in the FPGA World - FirstEDA
22628
portfolio_page-template-default,single,single-portfolio_page,postid-22628,ajax_fade,page_not_loaded,,qode-child-theme-ver-1.0.0,qode-theme-ver-14.5,qode-theme-bridge,wpb-js-composer js-comp-ver-5.4.7,vc_responsive

WP: Clock Domain Crossings in the FPGA World

White Paper: Clock Domain Crossings in the FPGA World

Clock domain crossing (CDC) issues cause significant amount of failures in ASIC and FPGA devices. As FPGA complexity and performance grows, the influence of CDC issues on design functionality grows even more. This paper outlines CDC issues and their solutions for FPGA designs. Various design techniques are presented together with real-life examples for Xilinx and Intel FPGA devices. More importantly, this paper summarizes the most important CDC guidelines for highly-reliable FPGA designs.